Volume 36 Issue 4
Dec.  2017
Article Contents
Article Navigation >  Journal of University of Electronic Science and Technology of China  > 2007  >  36(4): 740-743

XIAO Ji-xue, CHEN Guang-ju, XIE Yong-lei. Design-for-Testability and Test of DF-FPDLMS Adaptive Filter[J]. Journal of University of Electronic Science and Technology of China, 2007, 36(4): 740-743.
Citation: XIAO Ji-xue, CHEN Guang-ju, XIE Yong-lei. Design-for-Testability and Test of DF-FPDLMS Adaptive Filter[J]. Journal of University of Electronic Science and Technology of China, 2007, 36(4): 740-743.
shu

Design-for-Testability and Test of DF-FPDLMS Adaptive Filter

  • 1.

    School of Automation Engineering,University of Electronic Science and Technology of China Chengdu 610054;

  • 2.

    School of Mechanical Engineering and Automation,Xihua University Chengdu 610039

  • Received Date: 2006-09-29
  • Publish Date: 2006-08-15
  • Based on arithmetic additive generator, a kind of design-for-testability and test strategy for direct-form fine-grained pipelined delayed least mean square adaptive filter is presented. The design improves the circuit testability by insulating the filter building modules and converting registers into scan chains. Reuses of some adders and registers existing in circuit result in the elimination or minimization of the additional hardware overhead for test. The test strategy can detect any combinational stuck-at faults within the circuit basic building cell at-speed and without any degradation of the original circuit performance.
  • 加载中
通讯作者: 陈斌, bchen63@163.com
  • 1. 

    沈阳化工大学材料科学与工程学院 沈阳 110142

  1. 本站搜索
  2. 百度学术搜索
  3. 万方数据库搜索
  4. CNKI搜索
Get Citation
PDF
XML

Article Metrics

Article views(3582) PDF downloads(78) Cited by()

Related
Proportional views

Design-for-Testability and Test of DF-FPDLMS Adaptive Filter

  • 1. School of Automation Engineering,University of Electronic Science and Technology of China Chengdu 610054;
  • 2. School of Mechanical Engineering and Automation,Xihua University Chengdu 610039
  • Received Date: 2006-09-29
  • Publish Date: 2006-08-15

Abstract: Based on arithmetic additive generator, a kind of design-for-testability and test strategy for direct-form fine-grained pipelined delayed least mean square adaptive filter is presented. The design improves the circuit testability by insulating the filter building modules and converting registers into scan chains. Reuses of some adders and registers existing in circuit result in the elimination or minimization of the additional hardware overhead for test. The test strategy can detect any combinational stuck-at faults within the circuit basic building cell at-speed and without any degradation of the original circuit performance.

XIAO Ji-xue, CHEN Guang-ju, XIE Yong-lei. Design-for-Testability and Test of DF-FPDLMS Adaptive Filter[J]. Journal of University of Electronic Science and Technology of China, 2007, 36(4): 740-743.
Citation: XIAO Ji-xue, CHEN Guang-ju, XIE Yong-lei. Design-for-Testability and Test of DF-FPDLMS Adaptive Filter[J]. Journal of University of Electronic Science and Technology of China, 2007, 36(4): 740-743.
shu

    HTML

Catalog

    Journal Online

    Author's Notes

    Links

    Copyright © 《电子科技大学学报》编辑部

    Address: Room 350, central building, University of Electronic Science and Technology, No.4, Section 2, Jianshe North Road, Chengdu Tel: 028-83202308,83207559 Email: xuebao@uestc.edu.cn

    本系统由 北京仁和汇智信息技术有限公司 开发 

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return