Design and Implementation of Embedded Visual Media Process SoC with Hierarchy on-Chip Bus Architecture

In order to meet the high demand of computation intensive and band-width exhausting media applications for embedded system, a heterogeneous multi-core embedded visual media processor, named EVMPSoC, is proposed. The chip consists of a main processor called EPStar3, which is a 32 bit RISC embedded processor, and two SIMD coprocessor, which are designed by application-specific instruction set. According to the communication characteristics of media applications, the hierachy high/low speed bus and dual band-width parallel memory access with multi-channel are used as the on-chip bus Architecture of EVMPSoC. The chip was taped out sucessful using SMIC 0.13 μm LVT CMOS technology and packaged by Amkor with PBGA 400. It runs well at peak frequency 416 MHz, and shows its high efficiency and avaliability.