LI Kang, YU Jue-bang, YU Yong-bin. Boundary Constraints Using Single-Sequence Representation[J]. Journal of University of Electronic Science and Technology of China, 2008, 37(1): 70-73.
Citation: LI Kang, YU Jue-bang, YU Yong-bin. Boundary Constraints Using Single-Sequence Representation[J]. Journal of University of Electronic Science and Technology of China, 2008, 37(1): 70-73.

Boundary Constraints Using Single-Sequence Representation

More Information
  • Received Date: June 25, 2006
  • Revised Date: January 11, 2007
  • In practice of floorplan/placement of very large scale integration (VLSI) physical design, it is very critical to place some modules along the boundaries of the chip so that connections between inputs and outputs and among units in hierarchical design mode are shortened. Based on non-slicing representation single-sequence (SS), boundary constraints in VLSI layout design are solved. The packing sequence of a SS is proved to be the appearance sequence of integer, which represents module in a SS code. Further, a necessary and sufficient condition of a module to be placed on four boundaries (top, bottom, left, and right) in a SS code is proposed and proved.
  • Related Articles

    [1]ZHANG Tian-yi, LI Wen-chang, XIAO Jin-yu, LIU Jian. Thermal Field Reconstruction for VLSI Based on Sparse Dictionary Learning[J]. Journal of University of Electronic Science and Technology of China, 2021, 50(4): 502-507. DOI: 10.12178/1001-0548.2020417
    [2]ZHANG Lin, LIAO Long-fei, YU Juan, ZHU Li-li, ZHU Li, . 考虑元件特性与物理约束的静态等值方法[J]. Journal of University of Electronic Science and Technology of China, 2015, 44(5): 712-718. DOI: 10.3969/j.issn.1001-0548.2015.05.013
    [3]MA Shang, WANG Chen-hao, HU Jian-hao. A New Base Extension Algorithm and VLSI Implement for Residue Number System[J]. Journal of University of Electronic Science and Technology of China, 2015, 44(2): 205-210. DOI: 10.3969/j.issn.1001-0548.2015.02.008
    [4]LI Wen-chang, WAN Li, RUA NAi-wu, SONG Zi-jian, YU Dun-shan. Multi-Mode Debugging System for VLSI Designs Using Different Types of FPGAs[J]. Journal of University of Electronic Science and Technology of China, 2014, 43(5): 685-690. DOI: 10.3969/j.issn.1001-0548.2014.05.009
    [5]TANG Yan, LIU Jian-xin, GONG An-dong. Classification of Brain-Computer Interfaces Using ICA+CSSD[J]. Journal of University of Electronic Science and Technology of China, 2008, 37(3): 466-469.
    [6]FANG Han, HUANG Quan-ping, ZHOU Rong-zheng, HONG Zhi-liang. VLSI Implement of JPEG2000 Arithmetic Decoder[J]. Journal of University of Electronic Science and Technology of China, 2006, 35(6): 920-923.
    [7]Liu Yong. Design of Pseudorandom Sequences with Phase Shifts for VLSI Test[J]. Journal of University of Electronic Science and Technology of China, 2002, 31(6): 608-611.
    [8]Kuang Zhangqu, Zhang Shengcai. Research on Methods of Calculating Capacitance in VLSI[J]. Journal of University of Electronic Science and Technology of China, 2001, 30(1): 41-45.
    [9]Zhuang Changwen, Fan Mingyu, Li Chunhui, Yu Juebang, Huang Jin. A Crosstalk and Delay Driven Global Routing Algorithm[J]. Journal of University of Electronic Science and Technology of China, 2000, 29(3): 233-238.
    [10]Zeng Chengbi, Chen Guangju. Choice of Best Test Sequence for VLSI Functional Testing[J]. Journal of University of Electronic Science and Technology of China, 2000, 29(2): 178-181.

Catalog

    Article Metrics

    Article views (4352) PDF downloads (75) Cited by()
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return