Abstract: A new approach,genetic algorithm method for digital circuit automatic test patterns generation is presented in this paper,which defines a characteristic function for each basic gate circuit,converts the test generation problem of circuit under test(CUT) into searching for the optimal solutions of a constrained function,and can make use of the constructional information of CUT.It is possible to obtain high fault coverage for testable single stuck at and multiple faults with the method without fault simulation.