基于FFT的DBPSK多路并行接收机设计

A Novel Multi-Channel Parallel Receiver of DBPSK Based on FFT

  • 摘要: 提出一种基于FFT的高效多路并行下变频算法,具有实现难度低,资源利用率高,解调性能与传统DBPSK接收机性能仅相差1 dB等优点。并提出了一种基于该算法的差分二进制相移键控(DBPSK)新型多路并行接收机设计,能够并行处理上千路调制在不同子载波的信号。解决同类问题的传统接收机设计需要为每一路子信道分配独立数字下变频(DDC)模块,增加硬件来提升处理载波数,消耗较多硬件资源。该方法应用于DBPSK多路并行接收机设计中,在较低硬件资源消耗下,获得了良好的接收性能。

     

    Abstract: A novel design of multi-channel parallel differential binary phase shift keying (DBPSK) receiver based FFT is proposed in this paper. This receiver is capable of processing thousands of time-domain overlapped signals. Traditional receivers allocate digital down converter (DDC) for every channel, pre-existing methods mostly adapt the hardware architecture to enhance the hardware parallel processing capability without ideal resource utilization and implementation complexity. The new method takes advantages of high efficient FFT algorithm to implement multi-channel parallel DDC, and thus achieve ideal performances for DBPSK receiver application.

     

/

返回文章
返回